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ABSTRACT OF THE DISSERTATION 
 
Doping Profile Engineering for Advanced Transistors 
 
by 
Peng Lu 
Doctor of Philosophy in Electrical and Computer Engineering 
University of California, Los Angeles, 2020 
Professor Jason C. S. Woo, Chair 
 
 
Over the last decades, conventional scaling (Moore’s law) has provided continuous 
improvement in semiconductor device/circuit technology. FinFETs, featuring superior 
electrostatic control compared to planer FETs, have been the mainstream technology for the  
front-end-of-line (FEoL) application since the 22-nm node. Process-induced performance 
variation, which is already a key limit in 7/10-nm node FinFETs, is becoming even more severe 
in beyond 5-nm node. Furthermore, FinFETs’ analog/RF performances are inferior to those in bulk 
and SOI transistors, preventing their applications in the system on chip (SoC) designs. In this work, 
3D source/drain extension (SDE) doping profile control technique, developed for ION/IOFF 
enhancement in 7/10-nm node FinFET, is proposed as an effective method for variability 
iii 
suppression and digital/analog performance enhancement in the 3-nm node. The methodology of 
3D doping profile optimization and governing physics are systematically analyzed. 
In addition to transistor scaling, wafer-level packaging (WLP) has also been widely 
accepted as a pathway to further increase the device density. Active device integration in the  
back-end-of-line (BEoL) has been proposed to enhance the interconnect bandwidth, design 
flexibility, and reduce power consumption. Multi-layered molybdenum disulfide (MoS2), featuring 
a finite bandgap, high mobility, and possible CMOS BEoL compatible (<400 °C) synthesis process, 
is a promising candidate for such an application. One of the major roadblocks in MoS2 FET’s 
fabrication is the lack of the controllable doping process for S/D formation. This work 
demonstrates a carrier control technique in MoS2 by introducing substitutional Nb. The impact of 
high concentration Nb is quantified to precisely modulate the carrier density. Electrical 
characterizations show that a high carrier density (>2×1020 cm-3) can be achieved, favorable for 
S/D formation with low access resistance. The relations between high concentration Nb and 
mobility, contact resistivity, and bandgap are also analyzed to guide MoS2 transistor design. 
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Chapter 1  
Introduction 
1.1 Overview and motivations 
In the past decades, aggressive transistor scaling has been the driving force for the 
integrated circuit (IC) industry, enabling powerful computers, portable electronics, high-speed 
wireless communication, and recently IoTs. However, as device geometries are scaled-down, 
challenges such as short channel effects, variabilities, and power/thermal issues have become 
major roadblocks. The industry has invested heavily to mitigate these issues and maintain the 
scaling trend. 
FinFETs have been the mainstream technology for the front-end-of-line (FEoL) application 
since the 22-nm node [1]. The 3D device structure provides a superior electrostatic control 
compared to planer FETs and features improved short channel effects such as drain-induced barrier 
lowering (DIBL) and sub-threshold swing (SS) degradation. The larger current drive per footprint 
compared with planar devices is preferable for high-speed logic circuits. FinFET technology has 
enabled further scaling down to 5nm node [2-5]. In addition to transistor scaling, 3D wafer-level 
packaging (WLP) and 3D integration [6-9] have also been widely accepted as a pathway to further 
increase the device density. Active device integration [10,11] in the back-end-of-line (BEoL) can 
be utilized to enhance the interconnect bandwidth, design flexibility, and reduce power 
consumption. 
However, challenges arise in both FEoL and BEoL devices. For FEoL applications, 
process-induced performance variation, which is already a key limit in 10/14-nm node FinFETs 
(Fig. 1.1) [2,3], is becoming even more severe in beyond 5-nm node [12-15]. Although advanced 
2 
module process technologies have been developed to reduce the geometry parameters’ variation 
in absolute value, their variation in percentage increases in ultra-scaled transistors. Consequently, 
it is crucial to identify the variability sources in FinFETs with realistic physical parameters and 
suppress process-induced performance variation in the future 3-nm node FinFETs. Furthermore, 
FinFET’s analog/RF performances are inferior to those in bulk and SOI transistors [16], preventing 
its applications in the system on chip (SoC) designs. Advanced S/D formation technologies have 
been developed to precisely control the 3D doping profile in the source/drain extension (SDE) 
module [17], enabling new dimensions of freedom for design optimizations. In this work, both 
variability suppression and digital/analog performance enhancement through SDE doping profile 
optimization are investigated for 3-nm node FinFETs. 
 
 
Fig. 1.1 Performance variability in Intel’s 14 and 10-nm node FinFETs [2]-[3]. Although advanced process control 
techniques have been developed, variability degrades as geometry parameters are scaled down.  
 
Multi-layered molybdenum disulfide (MoS2), featuring a finite bandgap, high mobility, 
and possible CMOS BEoL compatible (<400 °C) synthesis process [18-20], is a promising 
3 
candidate for the active device integration in the BEoL. For such an application, a low access 
resistance is crucial to reducing the power consumption and increasing the signal bandwidth. 
Although tremendous effort has been made improve the contact resistivity [21-23] and mobility 
for access resistance reduction, it is necessary to have the TMD films below the contact to have a 
carrier concentration in the order of 1015 cm-2 (10
20~1021 cm-3). Consequently, a selective-area 
carrier control technique is required for MoS2 be useful for semiconductor industry. It would be 
helpful and interesting to investigate a MoS2’s controllable doping technique for access resistance 
reduction in MoS2 channel FETs. 
 
1.1.1 Variability suppression and performance enhancement through 3D SDE doping profile 
engineering in 3-nm node FinFETs 
Process-induced variability is predicted to be exceedingly severe in ultra-scaled FinFETs 
beyond the 5-nm node. To guide process optimizations, the variabilities induced by different 
modules, including the fin, gate stack, ploy pitch, and source/drain (S/D), need to be quantified. In 
previous works, FinFETs are modeled with idealized fin structures [24-26], and the device 
performances are analyzed to resemble those in a double-gate (DG) FET [27,28]. However, 
experimental analysis shows that device performances have become increasingly sensitive to 
detailed geometry parameters such as the fin taper angle and the bending effect [29-31]. Therefore, 
realistic module parameters instead of idealized geometries are required for variability analysis. In 
this work, the FinFET performance’s dependency on the non-ideal factors, including the coupling 
between the intrinsic active fin and the heavily doped sub-fin, the fin taper angle, and the dopant 
diffusion profile in the SDE region, are systematically analyzed for 3-nm node FinFETs.   
4 
In sub-14-nm node FinFETs, the gate underlap design is adopted to suppress the short 
channel effect (SCE). As the FinFET’s poly pitch is continuously scaled-down, the device 
performances are exceedingly sensitive to the dopant encroachment from the heavily doped S/D 
towards the intrinsic channel [16,17,26,32,33]. However, to the best of the author’s knowledge, 
the SDE doping profile induced variability has not been systematically analyzed. Although the 
SDE doping profile’s impact on the sub-threshold performance has been analyzed [17,32], the 
relation between the SDE doping profile and the on-state parasitic resistance (RS/D) has not been 
studied. In this work, FinFETs with realistic doping diffusion gradient is simulated to quantify the 
SDE doping’s impact on the SDE parasitic resistance (RSDE) and performance variations. The 
governing physics is interpreted to guide the design optimization for future generation FinFETs 
and gate-all-around FETs (GAAFETs).  
More importantly, SDE doping profile engineering is proposed as an effective method to 
suppress the coupling between the channel and the drain fringing field, and thus reduce the FinFET 
performance’s sensitivity to the physical parameter’s variation. Advanced S/D formation 
technologies have been developed to precisely control the fin top recess length (LR) and the 
vertical profile (in the fin height direction), enabling new dimensions of freedom for design 
optimizations. The 3D SDE doping profile, previously developed to improve device performance 
in 7/10-nm node, is shown to be an effective method for variability suppression with minimal 
modification in the FinFET’s process flow. Inspired by the physical interpretations, a 3D SDE 
doping profile’s optimization methodology is also proposed to achieve variability suppression 
together with ION/IOFF enhancement in 3-nm node FinFETs. To improve the trade-off between SS 
and the parasitic resistance (RS/D), it is crucial to optimize the SDE doping profile concerning the 
physical parameters in the channel and gate module in future generation transistors. 
5 
The 3D SDE doping profile optimization also provides pathways for 3-nm node FinFET’s 
analog performance enhancement. The relatively low cut-off frequency (fT) in FinFETs is known 
to be limited by the RS/D and the parasitic capacitance (Cparasitics) [34,35]. 3D SDE doping profile 
engineering can be utilized to increase the SDE doping concentration and reduce the RS/D. Enabled 
by the advanced S/D formation technologies, a reduction in Cparasitic can also be achieved by spacer 
and SDE module co-optimization and further enhance fT. In this work, an SDE doping and spacer 
length co-optimization process is demonstrated, resulting in ~80 GHz (~16%) fT improvement. 
The contributions of parasitic resistance and capacitance reduction on fT enhancement are 
quantified, guiding the analog performance optimization in ultra-scaled transistors. 
 
1.1.2 Carrier control technique in multi-layered MoS2 
Both theoretical and experimental studies show that substitutional Nb can be utilized to 
introduce holes in the 2D MoS2. Density function theory calculations have suggested that 
substitutional Nb in MoS2 (native n-type) with mole fractions lower than a few percent is a p-type 
dopant and has little impact on band-structure [36,37]. Experimentally, MoS2 with Nb 
demonstrates a p-type behavior [38-42]. MoS2 with hole concentration as high as 10
21 cm-3, 
corresponding to >10% Nb mole fraction, has been synthesized [40]. However, several challenges 
remain before achieving a fully controllable doping process. A selective-area precise Nb dose 
control technique has not been demonstrated. More importantly, for a >10% Nb concentration, the 
material would be considered as a compound semiconductor, as in the case of bulk semiconductors 
like SiGe or III/V materials. The impact of high concentration Nb on carrier density needs to be 
quantified. In this work, a precise Nb mole fraction control technique in the 2D MoS2 is 
demonstrated. Multi-layered Mo1-xNbxS2 samples with various Nb concentrations from 3.5% to 
6 
11% are synthesized to quantify the role of Nb. TLM structures and MOSFETs are fabricated on 
the wafer-scale uniform 2D films for electrical characterizations. Highly non-linear relations 
between Nb mole fraction and hole density, mobility, and contact resistivity are observed, strongly 
suggesting that the high concentration Nb does not act as an active dopant. The relationships 
between hole density and Nb mole fraction can be utilized to guide carrier concentration 
modulation. Increasing the Nb mole fraction from 3.5% to 11% also results in >104× mobility 
improvement and contact resistivity reduction, both are favorable for achieving S/D regions with 
low access resistances. 
 
1.2 Organization 
This dissertation is organized into the following chapters. 
In Chapter 2, the device performances in FinFETs with realistic geometry parameters are 
analyzed using TCAD simulation, and the governing physics is investigated to guide variability 
quantification and suppression. The setup of the TCAD tools and the calibration process are 
discussed in detail. In this work, the impact caused by the non-ideal factors are systematically 
analyzed. In the 3-nm node FinFET with realistic module, the fin and the SDE doping are identified 
as major sources of the process-induced variability. Guided by the physics interpretation, 3D SDE 
doping profile engineering is demonstrated to be an effective method to suppress process-induced 
variability in 3-nm node FinFETs.    
In Chapter 3, the 3D SDE doping profile’s optimization methodology is proposed to 
improve the digital and analog performance in 3-nm node FinFETs. By optimizing the LR together 
with the vertical doping profile along the fin height direction, better SS and RS/D trade-off can be 
7 
achieved, benefiting both digital and analog performances. A co-optimization of the spacer 
thickness and the SDE doping is also investigated for parasitic capacitance reduction, further 
enhancing 3-nm node FinFET’s analog performance. 
In Chapter 4, the high mole fraction (>3.5%) Nb’s impact in MoS2 is quantified to guide 
precise carrier control in MoS2. The synthesis process and material characterization of wafer-scale 
Mo1-xNbxS2 films with various Nb mole fractions are discussed. The material and electrical 
characterization process are demonstrated.  The impact of high mole fraction Nb (>3%) on carrier 
concentration, mobility, and contact resistivity is quantified, and the role of Nb in Mo1-xNbxS2 is 
analyzed. This chapter is a modified version of "Peng Lu, Yen Teng Ho, Yung-Ching Chu, Ming 
Zhang, Po-Yen Chien, Tien-Tung Luong, Edward Yi Chang, Jason C.S. Woo, “Electrical 
Properties of Compound 2D Semiconductor Mo1−xNbxS2”, 14th IEEE International Conference 
on Solid-State and Integrated Circuit Technology (ICSICT), pp. 1-4, Oct. 2018, DOI: 
10.1109/ICSICT.2018.8564953". 
Finally, Chapter 5 summarizes the major contributions of this work and suggests future 
research directions. 
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Chapter 2  
3-nm node FinFET’s variability quantification and suppression  
2.1 Introduction 
Process-induced variability is predicted to be exceedingly severe in ultra-scaled FinFETs 
beyond the 5-nm node. In this work, Sentaurus [43] TCAD simulations are used to quantify the  
3-nm node FinFET’s performance variation induced by different modules. Realistic geometry 
parameters and their variation ranges are characterized by advanced module process results, and 
the impact of the non-ideal factors are discussed. Rather than semi-classical models [27,44], 
calibrated quantum mechanical models are used to capture the physics in the ultra-scaled device. 
To identify the physical mechanisms, Si-channel n-FinFETs’ various geometry parameters are 
studied in detail, and the differences between Si n- and s-SiGe p-FinFETs are discussed.   
The gate underlap design has been adopted to suppress the SCE in sub-14-nm node 
FinFETs. As the FinFET’s poly pitch is continuously scaled-down, the device performances are 
exceedingly sensitive to the dopant encroachment towards the intrinsic channel. In this work, the 
performance variation induced by the SDE formation process is analyzed. The governing physics, 
especially the SDE doping profile’s impact on the parasitic resistance, is interpreted to guide the 
design of future generation transistors. More importantly, Advanced source/drain (S/D) formation 
technologies have been developed to precisely control the fin top recess length (LR) and the 
vertical profile (in the fin height direction), enabling new dimensions of freedom for design 
optimizations. The SDE doping profile engineering can be utilized as an effective method to 
suppress the coupling between the channel and the drain fringing field, and thus reduce the FinFET 
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performance’s sensitivity to the physical parameter’s variation. The physical mechanism and 
limitations are demonstrated. 
 
2.2 Simulation setup and calibration 
2.2.1 3D FinFET structure setup 
In this study, 3nm node FinFET structures featuring tapered fin, double-layered gate stack, 
and experimentally extracted channel and source/drain junction profile are simulated (Fig. 2.1). 
The geometry parameters, and the realistic variations ranges (Table I) are extracted from the 
characterizations of advanced module process results. Advanced de-footing and fin trimming 
technology (Fig. 2.2(a)) can be employed to realize well-controlled fin width (Wfin, defined as the 
Si thickness TSi at the fin top) and fin taper angle (θ). A double-layered gate stack module 
consisting of a Silicon Oxynitride (SiON) interfacial layer (IL, ɛr=6) and a Hafnium Oxide (HfO2) 
high-k (HK, ɛr=22.5) layer is simulated. The fluctuation of nitrogen composition in the IL results 
in a permittivity (ɛr) variation, and consequently causes a variation in the gate stack’s Effective 
Oxide Thickness (EOT). The SDE doping is induced by the diffusion from the heavily doped 
(3.5×1020/1x1020 cm-3 for n-/p-FinFET) S/D region to the lightly doped channel. The S/D and 
channel junction profile can be characterized by TEM images (Fig. 2.2(b)). Secondary Ion Mass 
Spectroscopy (SIMS) measurement shows a steep dopant gradient (~2 nm/dec) at the SDE/channel 
interface (Fig. 2.2(c)). FinFETs with both vertically uniform (no 3D SDE doping profile 
engineering, Fig. 2.1(c)) and non-uniform SDE doping profiles (Fig. 2.1(d)) are analyzed in this 
study. By employing an isotropic S/D recess etch technology with lateral recess length (LR) 
followed by bi-layer Si:As/Si:P epitaxy regrowth [17], a vertically non-uniform S/D junction 
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profile (Fig. 2.2(b), referred to as the V-shape profile in this work) featuring reduced dopant 
encroachment near the sub-fin can be achieved. The fin recess etching process is identified as a 
variation source, and ±1 nm ΔLR is observed. The S/D contact resistivity (ρC) is assumed to be 
1×10-9 Ω·cm2 [45]. 
 
 
 
Fig. 2.1 Schematic of simulated 3-nm node FinFETs (a) the 3D structure, (b) the fin geometry and the gate stack 
parameters, (c) (d) schematic of the vertically uniform and non-uniform SDE doping profile, respectively (not to scale). 
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Fig. 2.2 Geometries and variation ranges extracted from advanced module process characterizations. (a) Fin geometry, 
(b) SDE junction profile [17], and (c) the SIMS of the doping diffusion gradient from the heavily doped S/D to the 
intrinsic channel. 
 
Table 2.1 Geometry parameters and their variation ranges in 3-nm node FinFETs 
Geometry parameter Nominal Value Variation range 
Fin height (Hfin) 50 nm  
 
 
N/A 
Fin pitch 26 nm 
Spacer length (Lspacer) 5 nm 
Contact resistivity (ρC) 10-9 Ω·cm2 
Channel material Si (Si0.75Ge0.25) in n-(p)FET 
S/D doping 3.5(1) ×1020 cm-3 in n-(p)FET 
Junction doping gradient 2 nm/dec 
Poly pitch (LG) 14 nm ±1.5 nm 
Fin top width (Wfin) 26 nm ±1 nm 
Taper angle (θ) 1.5⁰ ±1.5⁰ 
Gate dielectric EOT 0.6 nm ±0.05 nm 
S/D material Si:As (Si0.45Ge0.55) in n-(p-)FET ±5% Ge in p-FET 
LR in vertical uniform SDE profiles 0 nm  ±1 nm 
LR in V-shape SDE profiles 2 nm ±1 nm 
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2.2.2 Physical models setup and calibration 
Fig. 2.3 shows the simulation setup in this study. A self-consistent 2D Schrodinger 
equation and Poisson’s equation solver accurately captures the carrier quantum confinement. For 
both n- and p-FinFET, the channel materials are grown on a <100> surface, and the channel length 
(carrier transport direction) is along the <110> direction. When the film thickness is scaled down, 
the density of available state per area reduces in the case of 2D materials, leading to a reduction in 
quantum capacitance. Since the GG=(CSi
-1+COX
-1)-1, (where the CG, CSi, and COX are the gate 
capacitance, Si film’s quantum capacitance and the gate dielectric’s capacitance, respectively,) a 
smaller CG is expected. However, this study shows a trend contrary to expectations (Fig. 2.4(a)). 
When TSi reduces from 8 to 5 nm, the gate-channel coupling is enhanced because the inversion 
charge peak gets closer to the interface, increasing the CSi and CG (~5%). The simulation results 
match the reported experimental data CG vs. TSi in the latest nanosheet device results [46], adding 
credibility to the physical interpretation. In the nominal Si fin in n-FinFET, the on-state CSi is 
calculated to be 6.68 µF/cm2, equivalent to 0.52 nm of EOT. In s-SiGe p-FinFET, the compressive 
uniaxial stress induced by the S/D stressor is extracted from process simulations. The deformation 
potential model is included to capture the channel stress’s impact on carrier quantum confinement 
[47]. Since the effective mass of the hole is much larger than that of the electron, the holes 
distribute closer to the channel/dielectric interface. As a result, the gate-channel coupling is 
stronger in p-FinFET, and the quantum capacitance (CSiGe) is extracted to be 7.34 µF/cm
2, 
equivalent to 0.47 nm of EOT. 
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Fig. 2.3 Simulation setup for the 3-nm node FinFET’s variability analysis. 
 
 
Fig. 2.4 The trend of simulated gate capacitance vs. Si thickness agrees with the experimental data in nano-sheet 
devices [46]. The quantum capacitance increases.  
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To capture the carrier quasi-ballistic transport in devices with sub-20-nm channel lengths, 
schemes for the simulation, including Monte Carlo (MC) method, Hydrodynamic (HD) model, 
and Drift-Diffusion (DD) model with modified saturation velocity (vsat), have been proposed. The 
MC method [48,49], which is based on an indirect solution of the Boltzmann transport equation, 
has the strongest conceptual basis among all the models discussed and is frequently considered the 
most accurate approach. However, the computational efforts of the three approaches mentioned 
above in terms of CPU time yields are estimated to be 1:6:140 for DD, HD, and MC, respectively 
[48]. Therefore, the MC model is not suitable for a variability study due to the expense of 
computational cost. Modified HD models with adjusted energy relaxation times have been used to 
simulate transistors with down to sub-20-nm [50]. However, an over-estimate of the carrier 
velocity is observed [51]. In this study, a drift-diffusion model with a modified saturation velocity 
is used to emulate the carrier quasi-ballistic transport [51]. This method is capable of reproducing 
the velocity profile of the MC method down to <10 nm LG (Fig. 2.5). For s-SiGe channel p-FinFET, 
the effective vsat is calculated by vsat=vballistic×ballistic ratio, where vballistic is the ballistic transport 
velocity, and ballistic ratio is a fitting parameter as a function of LG. The dependency of vballistic 
and ballistic ratio on the Ge composition, stress and poly pitch are reported in publication [52,53], 
enabling variability analysis for p-FinFET. 
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Fig. 2.5 Drift-diffusion model with modified vsat can be used to emulate the quasi-ballistic transport for LG<20nm [51]. 
 
In this study, the high-field dependence, vertical field degradation (Enormal), and doping 
dependence model are used to simulate mobilities in ultra-scaled transistors.  The high field 
dependence model with modified vsat is used to emulate quasi-ballistic transport. A calibrated 
Enormal model is adopted to capture surface roughness degradation. For n-FET, the simulated 
mobility agrees with the thin-film FET’s experimental data [54] (Fig. 2.6). For p-FET, the models 
are calibrated against SOI s-Si0.73Ge0.27 FinFET’s I-V curve [55] (2.7(a)). The experimentally 
measure mobility enhancement factor as a function of Ge composition and stress [56] is utilized 
to simulate stress-induced mobility variation in 3-nm node p-FinFETs with s-Si0.75Ge0.25 channel.  
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Fig. 2.6 Calibrated electron mobility in the thin film agrees with experimental data [54]. 
 
 
Fig. 2.7 (a) Hole mobility models in s-Si0.73Ge0.27 are calibrated to SOI FinFET I-V characteristics (<2% error) [55], 
and (b) the mobility enhancement factor is utilized for stress induced variability [56]. 
 
To check the accuracy of the above-mentioned platform, simulation results are compared 
against FinFETs’ experimental I-V characteristics. FinFETs with various geometry parameters, 
including Intel’s 14-nm node bulk n- and p-FinFET [2], 10-nm node bulk n-FinFET [3], and 
Globalfoundries’ 10-nm node SOI p-FinFET [55], are tested. For etch transistor, detailed fin 
geometry and gate stack parameters (Fig. 2.8) are properly modeled, and the SDE doping gradient 
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is calibrated to fit the sub-threshold slope (SS) and drain induced barrier lowering (DIBL). The 
simulation results agree with n-/p-FinFETs’ experimental data (Fig. 2.9), adding credibility to this 
variability analysis. 
 
Fig 2.8 Fin structure setup for Intel’s 14-nm node n-FinFET [2].  
 
 
Fig. 2.9 Simulation results match the experimental data of (a) Intel’s 10/14-nm node bulk n-FinFET [2]-[3],  (b) Intel’s 
14-nm node bulk p-FinFET [2], and Globalfoundries’ SOI p-FinFET [55]. 
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2.3 Device performance of realistic FinFETs 
To improve the accuracy of the variability analysis, the device performances in FinFETs 
with realistic module parameters are quantitatively investigated. In ultra-scaled FinFETs, the 
device performances are extensively sensitive to non-ideal factors. In an n-FinFET with an 
idealized fin (taper angle θ=0⁰), both the sub-threshold and on-state currents flow approximately 
uniformly along the fin height (Hfin) direction (Fig. 2.10), resembling those in a DG MOSFET. 
However, a tapered fin is designed in the 3-nm node FinFETs to enhance the robustness of the 
device, resulting in a ~2.5nm larger fin bottom TSi than the Wfin. The non-uniform TSi results in a 
unique evolution of the current density (Fig. 2.11), featuring a localized leakage path near the  
sub-fin and a relatively uniform on-state current distribution in the fin cross-section.  The 
difference in current distribution can substantially affect the device performances including ION, 
IOFF, constant current threshold voltage (VTS, defined as the VGS at IDS=10µA/µm and VDS=0.7V), 
sub-threshold swing (SS), and Drain Induced Barrier Lowering (DIBL). To isolate the impact 
caused by various non-ideal factors, n-FinFETs with both idealized and realistic geometry 
parameters are analyzed and compared. The device performances’ dependency on the realistic 
physical parameters are quantified, and the governing physics are interpreted. 
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Fig. 2.10 Current density distribution’s evolution in an n-FinFET with an idealized fin (θ=0⁰), a vertically uniform 
SDE junction profile, and VDS=0.7V. 
 
 
Fig. 2.11 Current density distribution’s evolution in the nominal 3-nm node n-FinFET without 3D SDE doping profile 
engineering and VDS=0.7V. The geometry of the fin is predicted based on advanced module process results. 
 
2.3.1 Sub-threshold performance 
The sub-threshold current is controlled by the diffusion across the virtual cathode (the 
location where minimum energy barrier occurred) and is governed by the gate electrostatic control 
competing with the drain fringing field. For an n-FinFET with an idealized fin, the electric field 
along the Hfin direction (EX) is negligible in the middle of Hfin, and the sub-threshold performance 
resembles that in a short channel DG MOSFET. Analytical models of the short channel DG 
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MOSFET have been widely studied [38,57,58]. However, they are insufficient for FinFET’s  
sub-threshold performance quantification.  Since the gate underlap design has been adopted to 
suppress the SCE since the 14-nm node, it is crucial to properly model the potential or electric 
field distribution in the relatively lightly doped SDE region. To the best of the author’s knowledge, 
no analytical model has been proposed to accurately capture the impact of the gate underlap design. 
Therefore, TCAD simulations are required for the 3-nm node FinFET’s sub-threshold performance 
analysis. 
The electric field profile in a cut-plane perpendicular to the HFin direction (H=25 nm, where 
H is defined as the distance from the fin top) is shown in Fig. 2.12. The space charge density is 
relatively small in the lightly doped channel, and the electric field induced by the S/D regions 
(caused by VDS combined with the S/D and channel built-in potential [38]) terminates at the gate 
metal. The drain induced fringing field is known to degrade the coupling between gate bias and 
the virtual cathode. With a fixed physical channel length and gate stack EOT, increasing the TSi 
can lead to a larger electric field along the TSi direction (EY, Fig. 2.13(a)). As a result, the voltage 
drops in the gate dielectric and the semiconductor increase (Fig. 2.13(b)), reducing the EC and the 
virtual cathode barrier height (EC-Efn) in the channel (Fig. 2.13(c)). This is analogous to the 
threshold voltage roll-off effect in SOI and DG MOSFETs. Increasing the TSi also reduces the 
ground state energy (E0, proportional to TSi
-2) of the quantum confinement, further increasing the 
IOFF. At a fixed gate bias and work function, the IOFF is observed to be approximately exponentially 
related to the TSi (Fig. 2.13(c)). Meanwhile, the larger drain fringing field degrades the coupling 
between the virtual cathode and the gate bias (Fig. 2.13(d)) and consequently enlarges the SS and 
DIBL. 
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Fig. 2.12 The electric field and space charge profile in a cut-plane perpendicular to the HFin direction (25 nm from the 
fin top). The n-FinFET has an idealized fin. 
 
 
Fig. 2.13 (a) The EY and (b) the barrier profile along the cutline across the virtual cathode as a function of the TSi, (c) 
the virtual cathode barrier height, off-state current density normalized to effective conduction width, and (d) the 
coupling between the virtual cathode barrier height and the gate bias as a function of the TSi.  
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Close to the active fin and sub-fin interface, the virtual cathode barrier is modulated by the 
drain induced fringing field as well as the built-in potential induced by the relatively heavily doped 
sub-fin (Fig. 2.14(a)). Because of the absence of gate modulation in the sub-fin, the drain fringing 
field results in a larger EY at H>40 nm (Fig. 2.14(b)). Consequently, the larger potential drops in 
the gate dielectric and the semiconductor reduce the virtual cathode barrier height (Fig. 2.14(c)). 
Meanwhile, the barrier profile in the sub-fin is increased by the sub-fin built-in potential,  
counter-balancing the effect of the larger EY. A combination of the above-mentioned factors results 
in the lowest barrier energy at H=48.5 nm (Fig. 2.14(d)), leading to a ~2.5× leakage current density 
compared to that at H=25 nm. The bottom 10 nm of the active fin has an ~1.6× average current 
density compared to that at H=25 nm and contributes to 35% of the total IOFF.  
 
Fig. 2.14 Electric field and the barrier profile close to the sub-fin. (a) The electric field distribution in the fin cross-
section near the virtual cathode, (b) and (c) the comparison between the EY and the barrier profile at the middle of the 
Hfin (H=25 nm) and near the fin bottom (H=48.5 nm), respectively, and (d) the barrier height along the Hfin direction 
in the middle of the TSi. 
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 More importantly, the realistic 1.5⁰ tapered fin shows a substantial impact on the  
n-FinFET’s sub-threshold performance. In a tapered fin, TSi=Wfin+2×H×tan(θ). In the middle of 
the Hfin (H=10~40 nm), EX is observed to be much smaller (<10
-2×) than EY, and the local barrier 
height is mainly modulated by the local EY (Fig. 2.15). As shown in Fig. 2.13, the increase in TSi 
leads to a larger drain induced fringing field and a reduced diffusion barrier height. Consequently, 
the diffusion barrier height reduces approximately linearly as H increases (Fig. 2.15 (b)). The 
active fin and sub-fin coupling further reduces the barrier height close to the fin bottom, forming 
a localized virtual cathode (Fig. 2.15(b)) and leakage path (Fig. 2.15(c)). In the 3-nm node FinFET, 
the TSi is increased by ~50% (from 5 to ~7.5 nm) from the fin top to the fin bottom, resulting in a 
63meV lower virtual cathode barrier height (Fig. 2.15(b)) and a ~10× larger IOFF than those in an 
idealized FinFET.  In summary, properly modeling the non-ideal factors is of substantial 
significance for 3-nm node FinFET’s sub-threshold performance analysis. 
 
 
Fig. 2.15 The sub-threshold performance in an n-FinFET with a tapered Fin. (a) The electric field profile in the cross 
section at the virtual cathode, (b) a comparison of the barrier profiles along the Hfin direction between FinFETs with 
idealized and realistic fins, and (c) the off-state current distribution in the fin. 
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2.3.2 On-state performance 
The FinFET’s on-state performance is determined by the total carriers and average carrier 
velocity across the fin near the source. Therefore, it depends on the gate modulation, carriers’ drift 
transport, RS/D, and gate overdrive. Gate modulation to the first order is determined by CG=(COX
-
1+CSi
-1)-1. In an n-FinFET with an idealized fin, the on-state current distributes approximately 
uniformly in the fin cross-section. This is similar to that in a DG FET, except in the regions close 
to the fin top and the fin bottom (Fig. 2.16). In section A, the effective conduction width enlarged 
by the top gate, resulting in a ~24% higher average carrier density and a larger ION compared to 
those near the middle of the Hfin. However, the higher gate electric field degrades the local mobility 
and the quasi-ballistic velocity, counter-balancing the effect of the increased carrier density. The 
average current density in section A is observed to be ~15% higher compared to that in the middle 
of the Hfin. Near the fin bottom (section E), both the absence of gate stack in the sub-fin and the 
built-in potential between the active fin and the sub-fin reduce the gate modulation, resulting in a 
~15% smaller carrier density and ION.  
 
 
Fig. 2.16 The on-state current distribution in an n-FinFET with an idealized fin. 
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Fig. 2.17 The on-state performance as a function of the TSi in n-FinFETs with idealized fins. (a) The transfer 
characteristics, and (b) the ION normalized to the effective conduction width, and the linearly extracted VTH shift. 
 
 To quantify the impact of the TSi on FinFETs’ on-state performance, idealized FinFETs 
with various TSi from 5 to 9 nm are compared (Fig. 2.17). Within the studied TSi range, reducing 
the TSi by 1 nm leads to a ~2% higher CSi (Fig. 2.4) [46] and an improvement in the 
transconductance (gm). However, the higher gate electric field results in a ~5% lower mobility [54], 
counter-balancing the effect of the CSi increase. The reduced SDE conduction area also increases 
the parasitic resistance, further reducing the gm. Consequently, a relatively small change (~3%) in 
gm is observed. More importantly, the scaling of the TSi causes an approximately linear reduction 
in the VTH (defined as the linearly extrapolated threshold voltage in the on-state, Fig. 2.17(b)). This 
is contributed by the lowered E0 and the reduced density of states in fin cross-section area. 
Numerically, the ΔVTH has a dominating impact on the on-state performance, and the ION is 
approximately linearly related to the TSi (Fig. 2.17(b)). Reducing the TSi by 1 nm leads to a ~5% 
reduction in the ION. 
In FinFETs with realistic tapered fins, the on-state current density is affected by the change 
in local TSi (TSi=Wfin+2×H×tan(θ)), top gate modulation, and the degradation of gate modulation 
near the fin bottom. In section B, C, and D, the increase in the TSi leads to an enlarged on-state 
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current density (Fig. 2.18). In addition, the local current density is enhanced (suppressed) near the 
fin top (bottom). Since a FinFET with a tapered fin analogous to DG MOSFETs with different TSi 
values in parallel, the ION is approximately linearly related to the average TSi (Taverage). 
 
 
Fig. 2.18. The on-state current distribution in an n-FinFET with a realistic tapered fin (θ=1.5⁰). 
 
The on-state performance of FinFETs has been reported to be strongly affected by the 
parasitic resistance [16,17]. Although the SDE parasitic resistance (RSDE) is shown to be a 
significant parasitic component, the relation between the SDE doping profile and the on-state RSDE 
has not been systematically analyzed in FinFETs with a gate underlap design. In this work, 
FinFETs with realistic doping diffusion gradient (Fig. 2.2(c)) are simulated to quantify the SDE 
doping’s impact on the RSDE.   
The FinFET’s RS/D consists of three components: the contact resistance (RC), the epitaxial 
S/D region’s resistance (REpi), and RSDE (Fig. 2.19). The contact resistivity has been reduced to 10-
9 Ω·cm2, and the RC is extracted to be 180 Ω per fin per side.  The epitaxial S/D region has a 
relatively low resistance (45 Ω per fin per side) due to its high doping concentration and the large 
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conduction area. The RSDE is extracted to be 345 Ω per fin per side in an n-FinFET with 0nm LR, 
and is identified as the largest component in the RS/D.  
 
Fig. 2.19 Schematics of the parasitic resistance’s component in 3-nm node n-FinFET. 
 
In the SDE junction, the local resistivity can be calculated by ρ=1/(q·n·µ), where n is the 
on-state carrier density (Fig. 2.20(a)).  Near the S/D and SDE junction, the n is dominated by the 
dopant diffusion from the heavily doped S/D. Although the high doping concentration degrades 
the mobility, the local resistivity is relatively low. Near the SDE and channel junction, the on-state 
carrier density is much higher (>100×) than the doping concentration. The local n is mainly 
modulated by the gate bias (through both fringing field in the spacer and carrier spill-over) and is 
<0.1× lower than that near the S/D and SDE junction. As a result, the RSDE is dominated by the 
SDE and channel junction resistance (Fig. 2.20(b)). Increasing the LR by 1 nm can largely increase 
the n at 3 nm from the S/D and SDE junction (Fig. 2.21), leading to a RSDE reduction. Meanwhile, 
the reduced voltage drop on the RS/D increases the intrinsic VGS and the carrier concentration close 
to the SDE/channel interface, and thus forms a positive feedback to further reduce the RSDE. 
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However, the RSDE reduction effect saturates when LR>2.5 nm. Since the entire SDE region is 
relatively heavily doped, further increasing the dopant encroachment has little impact on the RSDE. 
 
 
Fig. 2.20 (a) The doping and on-state carrier profile along the LG direction in the SDE region of an n-FinFET without 
3D SDE doping profile engineering, and (b) the corresponding resistivity. The carrier profile is extracted at 1 nm from 
the channel/gate stack interface, 25 nm from the fin top. 
 
 
Fig. 2.21 The SDE doping profiles in FinFETs with various LRs and the corresponding carrier profiles near the 
SDE/channel junction.  
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2.4 Quantification of process-induced variabilities in 3-nm node FinFET 
The FinFET performance variations induced by the examined sources are summarized in  
Fig. 2.22. The fin geometry’s variation (taper angle θ and top fin width Wfin co-variation) is the 
dominating contributor for ΔIOFF. Both the fin and the SDE (LR) are major sources for ΔION.  
3-nm node n-FinFETs with various geometry parameters are studied in detail to identify the 
physical mechanisms. Since the ΔION and ΔIOFF are governed by different physics, their 
sensitivities to the examined geometry parameters are different. The process-induced variabilities 
contributed by the studied models are analyzed individually. 
 
 
 
Fig. 2.22 (a) ΔIOFF and (b) ΔION induced by various sources in n- and p-FinFET without 3D SDE doping profile 
engineering.  
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2.4.1 Fin module induced variability 
The fin geometry can be characterized by three parameters: fin height (Hfin), Wfin, and θ 
(Fig. 2.1(b)). ΔHfin is tightly controlled by an advanced chemical-mechanical polish (CMP) 
process. Therefore, Hfin is fixed to be 50 nm. The fin module induced variability is caused by the 
θ and Wfin co-variation (Fig. 2.23).  
In FinFETs with realistic tapered fins and a vertically uniform SDE doping profile, the 
leakage path is localized close to the sub-fin. This is caused by the relatively strong coupling 
between the drain fringing field and the virtual cathode (contributed by the relatively large local 
TSi and the degraded gate modulation). The sub-threshold current is modulated by the change in 
the barrier height and the E0 of the quantum confinement and demonstrates an exponential relation 
to the local TSi close to the leakage path (Tleakage). Increasing the leakage path thickness (Tleakage) 
by 1 nm (from 7 to 8 nm) can lead to a 22 meV reduction in the barrier height in the off state. 
Meanwhile, the E0 is also reduced by 7meV, further reducing the IOFF. The θ and Wfin co-variation 
can lead to ±3 nm ΔTleakage, and consequently, cause ~630× ΔIOFF (Fig. 2.23(b)). Therefore, the fin 
module’s variation is identified as the dominating contributor of ΔIOFF. 
Since ION flow through the entire fin (Fig. 2.12(c)), it is sensitive to the Taverage. Although 
the ΔTaverage can lead to changes in the mobility [54], CSi [46], and RS/D, their impact counterbalance 
to each other, and result in a relatively small Δgm (<5%).  Consequently, ΔION ≈ ΔVTH×gm. Since 
the VTH is approximately linearly related to the TSi (Fig. 2.17), the ΔION shows a linear relation to 
the ΔTaverage induced by the Wfin and θ co-variation (Fig. 2.23(c)). 
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Fig. 2.23 Fin module induced variability in n-FinFETs without 3D SDE doping profile engineering. (a) The IOFF-ION 
distribution, (b) and (c) IOFF and ION as a function of Tleakage and Taverage, respectively. 
 
As the FinFETs are scaled down, the Hfin has been continuously increased to improve the 
effective conduction width and current density per footprint. In a tapered fin, 
TSi=Wfin+2×H×tan(θ). Although advanced fin etching technologies have been developed to 
reduce θ from 2.5⁰ in 10-nm node to 1.5⁰ in 3-nm node, the Δθ-induced ΔTleakage and ΔTaverage are 
similar in absolute value. Since the overall fin thickness is reduced to improve the electrostatic 
control, the ΔTleakage and ΔTaverage become larger in percentage. Consequently, the ΔION (ΔIOFF) 
induced by the fin module increases by 4.1× (3.6×) from the 14-nm node to 3-nm node. More 
importantly, the relatively large Tleakage (~7 nm, close to the sub-fin) degrades the leakage path 
electrostatic control, increasing the SS and reducing the ION/IOFF at a fixed VDD. Therefore, 
reducing the θ without degrading the fin’s robustness is crucial for digital performance 
enhancement in future generation FinFETs. 
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2.4.2 Gate stack module induced variability 
The gate module has a substantial impact on both FinFET and planner FETs’ performances 
in previous generations. However, the ΔEOT induced variability is predicted to be not as 
significant in 3-nm node FinFETs. This study assumed that carrier mobility does not degrade when 
EOT is reduced, which can be achieved by advanced gate stack processing. In the nominal fin 
architecture (Fig 2.1(b)), the CSi is extracted to be 6.68 µF/cm
2, equivalent to 0.52 nm of EOT, and 
is comparable to COX (0.6 nm EOT). Consequently, an EOT reduction from 6.5 Å to 5.5 Å leads to 
only a 9% increase in CG (Fig. 2.24). In addition, the high electric-field induced mobility 
degradation counterbalances the increase in carrier density, and the 3-nm node has a small ΔION 
caused by EOT variation. The ΔIOFF results from the change in both VTS and SS. When EOT varies 
from 6.5Å to 5.5Å, the electrostatic control improves. Therefore, VTS increases by ~7mV (less 
DIBL), and SS reduces by ~3mV/dec (Fig. 2.13(b)). The ΔIOFF caused by ΔEOT (~50%) is 
relatively small compared to that induced by fin geometry variation (over 100× as shown in  
Fig. 2.23).  
 
Fig. 2.24 (a) Cdielectric and CG vs. gate dielectric EOT, and (b) gate stack induced performance variation in 3-nm node 
n-FinFET. 
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2.4.3 SDE module induced variability 
The SDE doping has a substantial impact on both the RSDE and the virtual cathode and drain 
fringing field coupling, and consequently results in ΔION and ΔIOFF [17]. Increasing the LR from  
-1 nm (under-etch in the fin recess) to 1 nm (over-etch in the fin recess) can increase the dopant in 
the relatively lightly doped SDE region (Fig 2.21) and reduce RSDE by ~40% (Fig. 2.25). The 
dopant encroachment also results in a stronger coupling between the virtual cathode and the drain 
fringing field. Therefore, the degraded DIBL increases the gate over-drive, further increasing the 
ION. Combined with the RSDE reduction, a ~30% higher ION is observed. However, the degraded 
SCE enlarges the SS and IOFF. Although a tight LR control can be achieved through advanced 
recess etch process, ±1 nm ΔLR can lead to ~31mV ΔVTS. It is comparable to ΔVTS induced by 
metal gate granularity (MGG), which is reported to be a significant variability source. 
Consequently, it is critical to suppress the device performances’ sensitivity to the ΔLR. This can 
be achieved by improving the electrostatic control through both fin trimming and 3D SDE doping 
profile engineering. 
 
Fig. 2.25 ±1 nm ΔLR induced performance variation in 3-nm node n-FinFETs without 3D SDE doping profile 
engineering. 
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2.4.4 Comparison between n- and p-FinFET 
In 3-nm node p-FinFET with s-Si0.75Ge0.25 channel, the relatively small bandgap leads to a 
much larger tunneling leakage than that in n-FinFET. In this work, the tunneling leakage is 
simulated by a calibrated band-to-band tunneling model [59]. A ~3nA/µm tunneling leakage 
current is observed (Fig. 2.26) and agrees with experimental data [60]. Since the tunneling leakage 
is less sensitive to the fin geometry, the fin module induced ΔIOFF in percentage is smaller than 
that in n-FinFET (Fig. 2.22(a)).  
The gate stack module induced variabilities in p-FinFET are similar to those in n-FinFET 
(Fig. 2.22). Although the hole has a larger effective mass, the quantum capacitance (equivalent to 
0.47 nm of EOT) is comparable to that in n-FinFET (equivalent to 0.52 nm of EOT). As a result, 
the ±0.05 nm ΔEOT has similar impact on CG and device performances. 
The S/D Ge composition’s variation acts as a source of ΔION in p-FinFET. Since the 
epitaxial S/D regions are utilized as stressors for channel mobility improvement, the ±5% Ge 
composition variation in the S/D formation can lead to a ±0.27 GPa change in the channel stress. 
The stress-variation-induced change in mobility and quasi-ballistic velocity results in a 9% ΔION. 
 
Fig. 2.26 Tunneling leakage current in the nominal s-Si0.75Ge0.25 p-FinFET 
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2.5 Variability suppression by 3D SDE doping profile engineering 
2.5.1 Physical interpretation and quantification 
The variability quantification shows that the ΔVTS, induced by both the fin and SDE module, 
is a significant contributor for both ΔION and ΔIOFF. In 3-nm node FinFETs with a tapered fin, the 
localized leakage path indicates that the sub-threshold performance’s variation, including ΔVTS and 
ΔSS, can be reduced by improving the electrostatic control around the leakage path. This can be 
effectively achieved by 3D SDE doping profile engineering. 
 
 
Fig. 2.27 Schematics of 3D SDE doping profile engineering. (a) The formation process (not to scale), and (b) the 
resulting doping profile extracted from TEM. 
 
The 3D SDE doping profile engineering can be achieved with minimal modification in the 
FinFET’s process flow (Fig. 2.27). By employing an isotropic S/D recess etch technology followed 
by bi-layer Si:As/Si:P epitaxy regrowth, a V-shape S/D and SDE profile (Fig. 2.27(b)) can be 
achieved (extracted from TEM, Fig. 2.2(b)). The V-shape profile features reduced dopant 
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encroachment near the sub-fin, resulting in a weaker local virtual cathode and drain fringing field 
coupling. Therefore, the virtual cathode and the leakage path is sifted towards the fin top (Fig. 
2.28), and the local electrostatic control is significantly improved by the reduced Tleakage (from ~7 
nm to ~5.5 nm) combined with the top gate electric field.  Consequently, the device performances’ 
sensitivities to geometry parameters are suppressed. In addition, since 
ΔTleakage=ΔWfin+2×H×tan(Δθ), the leakage path shift also reduces Δθ induced ΔTleakage, further 
reducing the fin module induced variability. For the on-state performance, the reduction in SDE 
doping near the sub-fin leads to a larger local RSDE and smaller ION. However, the increased fin top 
SDE doping reduces the local RSDE, counter-balancing the overall RSDE reduction. More 
importantly, the improved electrostatic control reduces SS and increases gate over-drive at a fixed 
IOFF, further improving the ION. As a result, the ION values are comparable (Δ<0.5%) in the nominal 
FinFETs with different SDE doping profiles.    
 
 
Fig. 2.28 Impact of V-shape SDE on device performance. (a) The sub-threshold energy barrier profile, and (b) the 
sub-threshold and on-state current density distribution in the fin cross-section. 
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Fig. 2.29 and Fig. 2.30 show the fin and SDE module induced variability in FinFETs with 
various SDE doping profiles, respectively. Compared to the vertically uniform SDE, the V-shape 
SDE suppresses the fin module induced ΔION and ΔIOFF by 1.6× (1.3×) and 4.0× (2.7×) in n-
(p-)FinFET, respectively. In addition, the ±1 nm ΔLR induced ION variation is reduced by 1.8× 
(2.1×) in n-(p-)FinFET. 
 
 
 
Fig. 2.29 Fin module induced ION-IOFF variation in 3-nm FinFETs with various SDE doping profiles. 
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Fig. 2.30 SDE module induced ION-IOFF variation in 3-nm FinFETs with various SDE doping profiles. 
 
2.5.2 Limitations of the V-shape SDE doping profile 
Although the V-shape SDE doping profile with LR=2 nm can lead to performance 
enhancement in the 7/10-nm node FinFETs [17], no increase in ION/IOFF is observed in the 3-nm 
node (Fig. 2.29). As discussed before, the trade-off between electrostatic control and the on-state 
RSDE is the key for the ION/IOFF enhancement. Fig. 2.31 shows the device performance as a function 
of LR to find out the optimal dopant encroachment. For all the transistors, IOFF is fixed at 10nA/µm 
for high power (HP) application, as indicated in ITRS. Maximized ION/IOFF can be achieved at 
LR=2 nm and 2.5 nm in n- and p-FinFET with the V-shape SDE doping profile, respectively.  This 
result is consistent with the experimental data in 10-nm node FinFETs [17]. However, the optimal 
ION/IOFF values are close to (Δ<1%) the value in FinFETs without 3D SDE doping engineering. 
The performance enhancement effect is limited by the relatively low SDE doping and on-state 
current density close to the sub-fin (Fig. 2.28). A novel strategy of the 3D SDE doping profile’s 
optimization needs to be investigated for performance enhancement in the 3-nm node. 
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Fig. 2.31 Device performances vs. LR in 3-nm node n-/p-FinFETs with vertically uniform and V-shape SDE doping 
profiles. All transistors have fixed IOFF=10 nA/µm. 
 
2.6 Summary 
In this section, the process variabilities induced by different modules are quantified in  
3-nm node FinFETs, and the governing physical mechanisms are systematically analyzed. In 
FinFETs with tapered fins and vertically uniform SDE doping profiles, the leakage path is 
localized close to the fin bottom, while the ION flows relatively uniformly in the fin cross-section. 
Consequently, the ΔION and ΔIOFF show different sensitivities to the geometry parameter’s 
variation. The fin geometry’s variation (taper angle θ and top fin width Wfin co-variation) is the 
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dominating source for ΔIOFF. Both the fin etching and the SDE recess etch process are major 
contributors for ΔION. The localized leakage path indicates that the variabilities can be suppressed 
by enhancing the local electrostatic control, which can be effectively achieved through 3D SDE 
doping profile engineering. A V-shape SDE doping profile can enhance the electrostatic control 
by shifting the leakage path towards the fin top, suppressing the device performances’ sensitivities 
to the geometry parameters.  
Although the V-shape SDE doping profile is developed to improve the ION/IOFF in 7/10-nm 
node FinFETs, no ION/IOFF improvement is observed in the 3-nm node FinFET. In SDE doping 
profile engineering, the trade-off between SS (sensitive to the SDE doping, poly pitch, EOT, and 
fin’s geometry) and the on-state RSDE (mainly sensitive to the SDE doping) has been identified as 
the key for the ION/IOFF enhancement. Consequently, the 3D SDE doping profile needs to be 
optimized based on the channel and gate stack’s physical parameters in future generation 
transistors to maximize the ION/IOFF.  
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Chapter 3  
3-nm node FinFET’s Performance Enhancement through 3D SDE Doping 
Profile Engineering 
3.1 Introduction 
Compared to planner FETs, FinFET provides increased conduction width per footprint and 
enhanced current drive, which are preferred for digital applications. Advanced S/D formation 
technologies have been developed to precisely control the fin top LR and the vertical profile (in 
the fin height direction), enabling new dimensions of freedom for design optimizations to further 
improve the ION/IOFF. Although the experimental V-shape doping profile can be utilized to improve 
the ION/IOFF in the 7/10-nm node FinFETs, it cannot improve the ION/IOFF in the 3-nm node. To the 
best of the author’s knowledge, no optimization methodology has been proposed for the vertically 
non-uniform SDE module. In this chapter, an optimization strategy of the 3D SDE doping profile 
is proposed for 3-nm node FinFETs with realistic physical parameters, improving ION/IOFF while 
maintaining the variability suppression effect. 
Although FinFETs can achieve superior digital performance compared to bulk an SOI 
FETs, their analog performance, especially the fT, is inferior compared to bulk and SOI transistors 
(Fig. 3.1) [16], posting major challenges for their SoC applications. In FinFETs, the analog 
performance is largely degradation by the parasitic components. Since the 3D SDE doping profile 
engineering can effectively reduce the RSDE and RS/D, it is proposed as an analog performance 
enhancement method in 3-nm node FinFETs. In addition, enabled by the advanced S/D formation 
technologies, a reduction in Cparasitic can be achieved by spacer and SDE module co-optimization 
and further enhance fT. In this work, an SDE doping and spacer length co-optimization process is 
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demonstrated. The contributions of parasitic resistance and capacitance reduction on fT 
enhancement are quantified, guiding analog performance optimization in future generation 
FinFETs and GAAFETs. 
 
 
Fig. 3.1 fT trends by process node [16]. fT in FinFETs are lower than that in bulk and SOI transistors. 
 
3.2 Digital performance optimization 
3.2.1 Optimization methodology  
As discussed before, the performance enhancement effect in a V-shape SDE doping profile 
is limited by the relatively low on-state current density close to the sub-fin. To further understand 
the physical insight, the on-state current distribution in an n-FinFET with the nominal fin shape, a 
V-shape SDE doping profile, and 2 nm LR is investigated in detail. The fin is uniformly separated 
into five sections along the fin height direction, and the on-state current contributed by each section 
is summarized in Fig. 3.2. Section E has the smallest ION due to its least SDE dopant encroachment.  
The SS is limited by the coupling between the gate and virtual cathode, which is located at 
~15 nm from the fin top (in section B, Fig. 2.19). This is confirmed by the fact that the local value 
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in section B limits the overall SS (72.0 mV/dec) (Fig. 3.3). Since the local SS values in other 
sections, especially sections D and E close to the sub-fin, are smaller than the overall SS, the local 
SDE doping concentration can be increased, trading electrostatic control for RSDE reduction. As a 
result, the overall RSDE can be reduced without degrading the sub-threshold performances and the 
gate overdrive, and the ION/IOFF can be improved. The localized leakage path near the fin top also 
maintains the variability suppression effect, especially the reduction of Δθ induced performance 
variation. The gate to virtual cathode coupling is sensitive to both the fin module and the SDE 
doping. Therefore, the 3D SDE doping profile needs to be optimized with respect to geometry 
parameters in the fin.  
 
 
Fig. 3.2 On-state current in an n-FinFET with the nominal fin shape, a V-shape SDE doping profile, and 2 nm LR. (a) 
The current distribution and the illustration of five sections, and (b) on-state current contribution from each section. 
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Fig. 3.3 (a) IDS-VGS characteristics and (b) SS in each section in an n-FinFET with the nominal fin shape, a V-shape 
SDE doping profile, and 2 nm LR. 
 
3.2.2 Optimization result 
LR from 0 to 3 nm (by a step of 0.5 nm) is tested to find the optimum SDE doping profile. 
For each LR value, the vertical profile is fine-tuned so that the local dJDS/dVGS at different locations 
along the Hfin direction matches the value at the virtual cathode (overall SS). Fig. 3.4 shows the 
optimized SDE doping profile. The resulting sub-threshold and on-state current distribution in  
3-nm node n-FinFETs are demonstrated and compared in Fig. 3.5. A similar trend is observed in 
p-FinFETs. Since p-FET has a lower peak doping concentration (1×1020 cm-3) than n-FET 
(3.5×1020 cm-3), the optimum dopant encroachment is larger than that in the n-FinFET. The 
optimized profiles in both n- and p-FinFET feature larger dopant encroachment close to the  
sub-fin compared to the V-shape profile, reducing the overall RSDE without degrading the SS  
(Fig. 3.6). This is consistent with the theoretical analysis. As a result, 7% (10%) ION/IOFF 
enhancement can be achieved (Fig 3.7) by increasing the current density close to the sub-fin in n- 
(p-)FinFETs. 
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Fig. 3.4 The optimized 3D SDE doping profile in 3-nm node n- and p-FinFET. 
 
Since the leakage path in a FinFET with the optimized SDE doping profile is localized near 
the fin top, suppressed fin (Fig 3.6) and SDE module (Fig. 3.8) induced variabilities are observed. 
Compared to the V-shape profile, the optimized profile trades local electrostatic control for RSDE 
reduction close to the sub-fin. Consequently, the device performances become more sensitive to 
geometry variations. However, numerical analysis shows the increases in fin and SDE  
process-induced ΔION and ΔIOFF are relatively small. The optimized SDE profile suppresses the 
fin module induced ΔION and ΔIOFF by 1.6× (1.3×) and 3.9× (2.6×) in n-(p-)FinFET, respectively. 
In addition, the ±1 nm ΔLR induced ION variation is reduced by 1.8× (2.1×) in n-(p-)FinFET. 
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Fig 3.5. Current density distribution in 3-nm node n-FinFETs with different SDE doping profiles. 
 
 
Fig. 3.6 The RSDE-SS trade-off in 3-nm node n- and p-FinFETs with the V-shape and the optimized SDE profiles. 
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Fig. 3.7 Fin module induced variability in 3-nm node n- and p-FinFETs with various SDE doping profiles. 
 
 
Fig. 3.8 SDE module induced variability in 3-nm node n- and p-FinFETs with various SDE doping profiles. 
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3.3 Analog performance analysis and optimization 
3.3.1 Benchmark of 3-nm node FinFET’s analog performance 
FinFETs have improved electrostatic control, resulting in relatively high output resistance 
(Rout), favorable for analog applications. However, the fT values in the 14/22-nm node FinFETs are 
relatively low compared to SOI and bulk transistors, limiting their SoC applications. To the first 
order, fT can be predicted by the equation: 
2
mext
T
total
g
f
C
=

 
where gmext is the extrinsic transconductance and Ctotal is total capacitance up to Metal 2 routing. 
gm_ext can be calculated by   
int
int /1
m
mext
m S D
g
g
g R
=
+ 
 
where gmint is the intrinsic transconductance and is proportional to the carrier transport velocity. 
FinFETs have relatively low fT mainly because of three reasons: the surface roughness and 
interface defect induced mobility degradation, the relatively large parasitic resistance, and the 
increasing parasitic capacitance as the poly pitch is scaled down. The former two factors contribute 
to the reduction of gmext, and the latter factor substantially increases Ctotal.  
Fig. 3.9 shows a comparison between the 3-nm node FinFETs without 3D SDE engineering 
and the extensively studied 14-nm node FinFET. 3-nm FinFET has a much larger gmext because of 
the increased effective conduction width (taller fin), reduced RS/D, and improved  
quasi-ballistic transport velocity caused by the shorter LG. Meanwhile, the reduced RS/D also leads 
to higher gain-power efficiency (gmext/IDS) (reduced IDS
2·RS/D). Both the improvements are 
favorable for analog applications. 
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Fig. 3.9 Comparison of (a) transconductance and (b) gain-power efficiency between 3nm-node and 14-nm node. 
 
Fig. 3.10 demonstrates the schematics of capacitor components. Ctotal has four components: 
CG, the spacer capacitance (Cspacer) due to the coupling between the gate metal and the heavily 
doped S/D regions, the MoL capacitance (CMoL) due to the coupling between the gate and 
source/drain contact metal, and BEoL capacitance (CBEoL) due to the coupling between the metal 
wiring up to Metal 2 routing. This study assumes that BEoL metal routing is scaled ideally, and 
consequently, the CBEoL does not change between generations. The CBEoL value is extracted from 
Intel’s 14-nm node experimental data. AC simulations are performed to analyze the CG, Cspacer, 
and CMoL in the 3-nm node FinFETs. The contact metal’s geometries are estimated based on the 
parameters in the TSMC’s 7-nm node technology. The capacitor components are summarized in 
Table II. The spacer length (Lspacer) is scaled from 10 nm (14-nm node) to 5 nm (3-nm node), 
leading to a stronger coupling between the gate metal and the S/D increases Cspacer and CMoL. 
However, the reduction in fin pitch from 42 nm to 26 nm reduces the coupling area,  
counter-balancing the increase in Cspacer and CMoL. In addition, the ɛr of the spacer is reduced from 
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6.5 to 4.5 through material engineering, further reducing the parasitic capacitances. As a result, the 
Cspacer and CMoL increase by ~10%, contributing to ~19% of the Ctotal.  
AC simulations show that the 3-nm node n-FinFET has a peak fT=490 GHz, much higher 
than the values (~400 GHz) in previous generation bulk and SOI transistors. This is mainly caused 
by the improvement in conduction width per fin and the resulting gmext increase. The number serves 
as an upper limit of fT in the 3-nm node. 
 
 
Fig. 3.10 Schematics of 3-nm node FinFET’s capacitor components in FEoL and MoL (not to scale). (a) Cross-section 
along the LG direction in the middle of the fin, and (b) perpendicular to the Hfin direction. 
 
Table 3.1 Capacitor components in simulated 3-nm node and Intel’s 14-nm node n-FinFETs 
Component  3-nm node n-FinFET 14-nm node n-FinFETs 
Gate capacitance (CG) 4.36×10-17 F/fin 4.70×10-17 F/fin 
Spacer capacitance (Cspacer) 0.80×10-17 F/fin 0.75×10-17 F/fin 
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MoL capacitance (CMoL) 1.02×10-17 F/fin 0.92×10-17 F/fin 
BEoL capacitance (CBEoL) 3.60×10-17 F/fin 3.60×10-17 F/fin 
Total capacitance (Ctotal) 9.78×10-17 F/fin 9.97×10-17 F/fin 
 
3.3.2 Analog performance optimization 
Although the 3-nm node FinFET is predicted to have an improved fT compared to the 
previous generation transistors, the fT may be degraded by the CBEoL increase caused by the  
non-ideal routing metal scaling. In addition, the coupling between the gate metal and the adjacent 
fin’s gate contacts becomes increasingly crucial as the fin pitch scales down, introducing additional 
parasitic capacitances for sub-10-nm node FinFETs [16]. The reduction in the gate contact metal’s 
thickness also leads to an increase in gate resistance, degrading the quality factor and stabilization. 
Therefore, an intrinsic fT enhancement in 3-nm node is not only desired to compensate for 
worsening parasitic components, but also to increase the power efficiency in high-speed operations. 
An improved gmext-Rout trade-off is also preferred in the feedback systems. 
As discussed before, gmext is limited by the RS/D, while Rout is sensitive to DIBL and 
electrostatic control. Since the 3D SDE doping profile engineering can effectively improve RS/D 
without degrading electrostatic control, it can be adopted for FinFET’s analog performance 
enhancement. Fig. 3.11(a) shows the gmext-IDS curves as a function of LR in FinFETs with the 
optimized SDE profile for digital application. Increasing the LR from 0 to 2 nm can lead to a 220 
Ω/fin reduction in RSDE (from 450 to 230 Ω/fin), resulting in a 13% improved peak gmext to  
356 µS/fin. Further increasing the LR has relatively small impact on RSDE and gmext since the SDE 
region is relatively heavily doped. Compared to a vertically uniform SDE profile (without 3D 
engineering), the optimized SDE doping profile for digital application (LR=2 nm) can improve the 
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gmext by 8%. An enhanced gmext-Rout is also observed (Fig. 3.11(b)). A peak fT of 540 GHz can be 
achieved. 
 
 
Fig. 3.11 gmext enhancement through 3D SDE doping profile engineering. (a) gmext-IDS curve vs. LR, and (b) the 
resulting peak gmext and Rout trade-off. 
 
In addition to gmext improvement, parasitic capacitance (Cparasitics) reduction can be achieved 
by spacer and SDE module co-optimization and further enhance fT. Experimental results show that 
an LR up to 8 nm can be fabricated [17]. By increasing the LR from 2 nm to 8 nm and meanwhile 
increasing the Lspacer from 5 nm to 11nm, the Cspacer (CMoL) can be reduced by 0.44×10
-17  
(0.55×10-17) F/fin at the cost of ~90 Ω/Fin increase in RSDE. Although the gmext is reduced to  
340 µS/Fin (by 4.5%), AC simulation suggests that the fT can be further improved by ~5% to  
570 GHz. 
3.4 Summary 
In this chapter, an optimization strategy of the 3D SDE doping profile is proposed for  
3-nm node FinFETs. To improve the ION/IOFF in future generation transistors, it is crucial to 
optimize the SDE module based on the physical parameters in the channel and gate modules. 
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TCAD simulations show that the optimized SDE doping profile can reduce RSDE without degrading 
the electrostatic control. As a result, a 7% (10%) ION/IOFF enhancement can be achieved in n- 
(p-)FinFETs while maintaining the variability suppression effect. 3D SDE engineering can also be 
adopted as an effective method for analog performance enhancement. The optimized 3D SDE 
profile for the digital application can improve the gmext-Rout trade-off, which is favorable for analog 
applications. Enabled by the advanced S/D formation technologies, an SDE doping and spacer 
length co-optimization can be performed to reduce both the RS/D and Cparasitic in 3-nm node n-
FinFETs, resulting in a ~80 GHz (~16%) fT improvement.  
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Chapter 4  
Carrier Density Modulation in Multi-layered MoS2 
4.1 Introduction 
TMDs such as MoS2, WS2, and WSe2 have attracted much attention for future electrical 
device applications [61]-[69]. Due to its ultra-thin nature and CMOS BEoL compatible low 
temperature (<400 °C) synthesis, multi-layered MoS2 can be used to realize active devices in the 
area not used as interconnect (Fig. 4.1). However, challenges need to be addressed before 2D MoS2 
can become production viable. One of the key requirements is a controllable doping process in 
MoS2 for S/D formation in transistor fabrication. Density function theory calculations suggest that 
substitutional Nb in MoS2 (native n-type) with mole fractions lower than a few percent is a p-type 
dopant and has little impact on band-structure [36,37]. Experimentally, MoS2 with Nb 
demonstrates a p-type behavior [38-42]. MoS2 with hole concentration as high as 10
21 cm-3, 
corresponding to >10% Nb mole fraction, has been synthesized [40]. However, a selective-area 
and precise Nb concentration’s control technique has not been demonstrated. More importantly, 
for a >10% Nb concentration, the material would be considered to be a compound semiconductor, 
as in the case of bulk semiconductors like SiGe or III/V materials. Instead of only modulating the 
hole concentration, Nb with a high mole fraction can possibly affect other parameters such as 
mobility and bandgap. The impact of high dose Nb needs to be quantified. 
In this chapter, a precise Nb mole fraction control technique in the 2D Mo1-xNbxS2 is 
demonstrated, and 2D films with various Nb concentration are synthesized and tested to identify 
the role of high concentration Nb. TLM structures and MOSFETs are fabricated on wafer-scale 
uniform Mo1-xNbxS2 samples for electrical characterization. The relation between hole 
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concentration and Nb mole fraction is extracted to precisely control the carrier concentration. In 
addition, Nb mole fraction’s impact on the effective mobility (µeff, defined as the average mobility 
of carriers in the 2D films), contact resistivity (ρC), and the bandgap are analyzed to guide transistor 
design.  
 
 
Fig. 4.1 Schematics of 2D TMD active device integration in the BEoL process. 
 
4.2 Multi-layered Mo1-xNbxS2 synthesis and material characterization  
Tremendous effort has been made to the synthesis of 2D MoS2, including mechanical 
exfoliation [70], chemical liquid exfoliation [71], chemical vapor deposition (CVD) [72], etc. 
Among these methods, the sulfidation of the transition metal oxide is a common process to achieve 
high quality, wafer-scale uniform MoS2 material. In this work, the multi-layered  
Mo1-xNbxS2 is synthesized by Mo1-xNbxOy sulfidation in a closed CVD system (Fig. 4.2). Mo and 
Nb are deposited by co-sputtering on two-inch c-face sapphire wafers in Ar and O2 ambient at 
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room temperature and a ~5nm thin layer of Mo1-xNbxOy with high uniformity is achieved. The 
ratio between Mo and Nb can be tuned by the sputtering gun power as well as the shutter opening 
time. The sulfidation of Mo1-xNbxOy is carried out in a closed system furnace with H2S (10% mixed 
with Ar) reactive gas under a partial pressure of 200 Torr with a temperature profile ramped up by 
+20˚C/min to 650˚C for 30min then raised to 750˚C for 60min. After the sulfurization process, the 
samples were cooled down to room temperature. Seven samples with various Nb mole factions are 
synthesized to quantify the impact of high concentration Nb, and the synthesis parameters are 
summarized in table 4.1. It is worthwhile noting that the Nb mole fraction in the Mo1-xNbxOy and 
the Mo1-xNbxS2 are different. Since MoOx sublimates in the >650 ⁰C heat treatment, while NbOx 
does not sublimate, the Nb mole fraction in Mo1-xNbxS2 is higher than that in Mo1-xNbxOy. In 
addition, the Nb sputtering deposition rate is not constant in the process, and the Nb dose is not 
linearly related to the Nb deposition time. 
 
 
Fig.4.2 Schematics of the two-step CVD technique for wafer scale multi-layered Mo1-xNbxS2 synthesis. 
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Table 4.1 Synthesis condition and the resulting Nb mole fraction of Mo1-xNbxS2 samples 
Sample A B C D E F G 
Mo DC sputtering condition 300 W for 30 sec 
Nb AC sputtering power (W) 20 30 30 20 30 40 50 
Nb AC sputtering time (sec) 15 10 30 300 300 300 300 
Gas flow in sputtering 15 sccm Ar + 15 sccm O2 for 300 sec 
Sulfidation condition Closed system, 200 torr 10% H2S, 650°C for 30min + 750°C for 60min 
Nb mole fraction by SIMS 3.5% 5.5% 7.0% 7.5% 8.0% 10.0% 11.0% 
 
Transmission electron microscopy (TEM) shows that the samples have 10~12 well order 
layers (Fig. 4.3). Nb mole fractions of the samples are extracted by SIMS measurements. The 
uncertainty of the SIMS measurement is <0.5%. The SIMS result of Mo0.92Nb0.08S2 (sample E) is 
shown in Fig. 4.4 as an example. Mo and Nb doses are estimated with Dose = Atomic count / Yield 
of SIMS. Atomic counts of Mo and Nb are calculated by integrating atomic counts from 20 sec to 
the 2D/Sapphire interface. YieldMo / YieldNb is calibrated to be 1.05. The first 20 sec (corresponding 
to the top ~2 nm of the films) in the SIMS reading is ignored due to surface memory effect. The 
Mo:Nb count ratio varies by <15% from 20 sec to the 2D/sapphire interface, suggesting Nb atoms 
are relatively uniformly distributed in the film. This uniform distribution of Nb is verified by  
X-ray photoelectron spectroscopy (XPS) and scanning tunneling microscope (STM). No Nb-O 
bond is detected in XPS measurements, suggesting no presence of NbOx. STM shows a bandgap 
of ~0.68 eV (Fig. 4.5), implying there is no clustered Nb or clustered NbS2 semi-metal. In addition, 
no interstitial defects are observed under TEM. Consequently, most of the Nb atoms are 
incorporated in the Mo1-xNbxS2 lattice and distribute uniformly in the 2D film. This phenomenon 
is observed in all the tested samples. 
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Fig. 4.3 TEM image of the multi-layered Mo0.92Nb0.08S2. All samples are observed to have 10~12 layers. 
 
 
Fig. 4.4 SIMS measurement for Nb mole fraction extraction. Data of Mo0.92Nb0.08S2 is shown as an example. 
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Fig. 4.5 STM result of Mo0.92Nb0.08S2. A 0.68 eV bandgap is observed. 
 
The selective-area capability of the Mo1-xNbxS2 CVD process is also investigated. Fig. 4.6 
shows a preliminary result. By patterning the Mo1-xNbxOy by lithography followed by sulfidation, 
a selective-area synthesis can be achieved. With this method, the Mo1-xNbxS2 can be patterned as 
S/D regions with high hole concentration in an enhancement mode MoS2 channel p-MOSFET. 
Since the MoS2 is formed by a sublimation-redeposition process, the film’s thickness is sensitive 
to the pattern’s shape of the Mo1-xNbxOy, and 2D film is observed outside of the patterned area 
(because of the gas phase reaction and redeposition of the Mo1-xNbxS2).   Therefore, an etching 
process is required to remove the Mo1-xNbxS2 out of S/D areas in enhancement mode MOSFET’s. 
 
Fig. 4.6 Selective area synthesis of Mo1-xNbxS2 by pattering Mo1-xNbxOy before sulfidation. 
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4.3 Device fabrication and electrical characterization 
TLM structures and MOSFETs are fabricated on the wafer-scale uniform 2D films to 
quantify the impact of Nb mole fraction on electrical characteristics. Table 4.2 shows the 
fabrication process flow. Since Mo1-xNbxS2 films are p-type, 40 nm of palladium (Pd), which has 
a large work function (~5.12 eV), is used as contact metal to achieve low contact resistivity. Al2O3 
is deposited by ALD as the gate dielectric with a relatively large EOT of 12 nm. For every Al2O3 
deposition, a bare Si wafer, processed by a buffered oxide etch (BOE) for native oxide removal, is 
placed in the ALD chamber to monitor the quality of the dielectric. The MOSCAP measurements 
confirm the 12 nm EOT. Fig. 4.7 and Fig. 4.8 show the schematics of the Mo1-xNbxS2 TLM 
structures and MOSFET, respectively.  
 
Table 4.2 TLM and MOSFET fabrication process flow 
Step Process Condition and comments 
0 Mo1-xNbxS2 on sapphire  
1 Active area mask Lithography with PR AZ5214-E 
2 Active area patterning CF4 plasma etching 30 sec at 100W 
3 Mask removal PR strip with acetone 
4 S/D and TLM contact area mask Image reverse lithography with PR AZ5214-E 
5 S/D and TLM contact metal deposition 40 nm Pd and 80 nm Au e-beam evaporation 
6 Metal contact formation using lift-off PR strip with acetone 
7 TLM measurement  
8 Gate dielectric deposition Al2O3 by thermal ALD at 200 ⁰C, 200 cycles 
9 Gate contact mask Image reverse lithography with PR AZ5214-E 
10 Gate metal deposition 80 nm Al e-beam deposition 
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11 Gate contact formation using lift-off PR strip with acetone 
12 S/D opening mask Image reverse lithography with PR AZ5214-E 
13 Oxide removal Buffered Oxide Etcher 15-30 sec 
14 Mask removal PR strip with acetone 
15 MOSFET measurement  
 
 
Fig. 4.7 Layout of the TLM structure. 
 
 
Fig. 4.8 Layout and channel cross-section schematics (not to scale) of Mo1-xNbxS2 MOSFETs. 
 
 
2D active area
Pd/Au 40nm/80nm
Mo1-xNbxS2 Channel
Gate contact
S/D contact S/D contact
Pd/Au 
40nm/80nm
Pd/Au 
40nm/80nm
10~12 layers of Mo1-xNbxS2
Sapphire
Al2O3 EOT=12nm
Al 80nm
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4.3.1 TLM results and analysis 
TLM results (Fig. 4.9) are used to extract sheet resistivity (ρs) and RC in each sample. For 
each sample, multiple TLMs are measured, and the variation between devices is found to be <5%. 
This confirms the high uniformity of the 2D films. The average values of electrical properties are 
used in the analysis. Transmission line model (Fig. 4.10) is used to calculate the contact resistivity 
(ρc). The resistance of the contact metal is assumed to be much smaller than ρs and ρc and is ignored 
in the extractions. The total contact resistance (under the width of W) can be derived [73] as  
coth sC c s con
c
R W L

 

 
 =   
 
 
where Lcon is the contact length. Furthermore, the transfer length (LT) can be defined as LT=(ρc/ρs)0.5. 
With the long overlapping region of the 2D layers and metal contact (20 µm), Lcon >> LT can be 
assumed. The contact resistance can be approximated as 
c
C
T
R W
L

 =  
The ρs and ρc extracted from the tested samples are summarized in Fig. 4.11 and will be used in 
the p and µ extraction process from MOSFETs’ data.  
 
Fig. 4.9 TLM results of Mo0.92Nb0.08S2. 
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Fig. 4.10 Transmission line model for contact resistivity extraction. 
 
 
Fig. 4. 11 (a) ρs and (b) ρc as a function of Nb mole fraction extracted by TLM results. 
 
4.3.2 MOSFET results and analysis 
To further understand the Nb concentration’s impact on electrical parameters, effective 
carrier concentration (p) and µeff are extracted from transfer characteristics in Mo1-xNbxS2 
MOSFET with various Nb mole fractions. In this study, p is defined as the average sheet carrier 
concentration of 10~12 layers of 2D TMD with VGS=0 V. Fig. 4.12(a) shows the transfer 
characteristics of MOSFET with Mo0.92Nb0.08S2 channel as an example. An average extrinsic 
transconductance (gmext) of -3.27x10
-2 mS/mm is measured at VDS =1 V. The negative gmext displays 
a p-type behavior, which is shared by all tested samples. The Mo1-xNbxS2 transistors are modeled 
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as long channel MOSFETs with the parasitic resistances and gate interface traps. The µeff can be 
extracted using 
/
/
2
CH mobile
eff mint G DS
G CH S D total
R QW
g C V
L R R Q

 
=     
+   
 
where gmint is the intrinsic transconductance, CG is the gate capacitance, RCH is the channel 
resistance, and ∆Qmobile and ∆Qtotal are the mobile and total charge density modulated by the gate 
respectively. gmint can be calculated as 
( )// 1mint mext mext S Dg g g R= −   
and CG can be extracted as 
( )( )
1
1
1
G OX IT QC C C C
−
−
−= + +  
where COX, CIT and CQ are the dielectric capacitance, interface trap capacitance and quantum 
capacitance respectively. 
 
 
Fig. 4.12 Transfer characteristics of (a) Mo0.92Nb0.08S2, and (b) Mo0.93Nb0.07S2 MOSFETs.  
Mo0.92Nb0.08S2
(a) (b)
W=20 µm
LG=5 µm
VDS=1 V
W=20 µm
LG=10 µm
VDS=1 V
Mo0.93Nb0.07S2
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In the extraction, VDS×RCH/(RCH + 2×RS/D) represents the impact of parasitic resistance on 
voltage drop in the channel region. Based on the model and assumptions, ∆Qtotal = ∆Qmobile+∆QIT, 
where ∆QIT is the interface trap density. The ∆Qmobile/∆Qtotal term in the µeff extraction counts for 
the impact of dielectric interface traps. ∆QIT can be estimated by the hysteresis in IDS-VGS curves. 
The FET transfer characteristic with the largest hysteresis is shown in Fig. 4.12(b). ∆QIT is found 
to be non-uniform across all devices, and the highest ∆QIT is measured to be <7% of ∆Qtotal. 
Consequently, it is reasonable to assume ∆Qmobile/∆Qtotal = 1. Therefore, CQ+CIT ≈CQ. CQ of the 
Mo1-xNbxS2 is assumed to be similar to that in multi-layered MoS2 [74,75], and CQ~10
-5 F/cm2 
(equivalent to 0.35 nm EOT). With the relatively thick gate dielectric (EOT=12 nm) used, COX is 
much smaller than CQ, and therefore CG≈COX. All transistors tested have negligible gate leakage 
currents (IG) below 2 pA/µm within the applied gate bias range. With ∆Qmobile/∆Qtotal under-
estimated, the µeff is slightly under-estimated (<8%). p is calculated using
( )/ CH effp L q R W=    at VG =0 V. Since µeff is slightly under-estimated, p is slightly over-
estimated. Fig. 4.13 shows the impact of Nb mole fraction on µeff and p.  
 
 
Fig. 4.13 Impact of Nb mole fraction on (a) effective mobility and (b) effective carrier concentration. 
 
(a) (b)
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4.4 Role of high concentration Nb in Mo1-xNbxS2 
Theoretical analysis suggests that substitutional low mole fraction Nb acts as a  
p-type dopant in MoS2 [28]-[29]. However, the highly non-linear relation between p and Nb mole 
fraction observed in this work strongly suggests otherwise. One hypothesis of this non-linear 
relation is that the change in p is caused by the difference in density of sulfur vacancies instead of 
the Nb dose. Although sulfur vacancies can act as donors in MoS2 [76], SIMS results suggest that 
its density is much smaller than the p in all samples. Therefore, the influence of sulfur vacancy is 
negligible. The Nb’s role can be verified by comparing Nb density and p (Fig. 4.14) in the tested 
samples. The Nb density is estimated by assuming Mo1-xNbxS2 has a similar lattice constant as 
compared to MoS2 (10
15 cm-2 Mo/Nb atoms per layer). Fig. 4.14 shows that p is less than 50% of 
Nb density for all samples. If the Nb atoms act as substitutional impurities (~100% activation rate 
according to material characterization), the ionization rate is less than 50% at room temperature 
for all the tested samples and is significantly smaller than the ~100% ionization rate for 
conventional dopants. 
 
 
Fig. 4.14 Comparison between effective carrier densities and Nb densities in all tested samples 
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The high concentration Nb’s impact on µeff and bandgap also indicate that Nb does not act 
as an active dopant.  A non-linear relation between µeff and Nb mole fraction is also observed (Fig. 
4.13(s)). µeff improves dramatically (by >4000×) when Nb mole fraction increases from 7% to 8%, 
while µeff stays within an order of magnitude for Nb mole fraction from 3.5% to 7% and from 8% 
to 11%. This non-linear µeff variation is not caused by the difference in films’ grain size, which 
can be a limiting factor in 2D’s mobility. TEM shows an average distance between lattice disorders 
of ~50 nm for all samples, so the impact of grain size on µeff is not significant. Therefore, the 
change in µeff is believed to be caused by the difference in Nb mole fraction. If Nb acts only as an 
active dopant, µeff has been suggested to be limited by impurity scattering [40], and mobility 
decreases with increasing Nb density. However, the increase in µeff observed in this work contrasts 
with the trend of mobility degradation. More importantly, a bandgap of ~0.68eV is observed by 
STM in Mo0.92Nb0.08S2, which is much smaller than the ~1.3eV bandgap of multi-layered MoS2 
[28]. Nb with >3.5% mole fraction not only modulates carrier density but also reduces the bandgap 
of the 2D TMD. In conclusion, Mo1-xNbxS2 with >3.5% Nb concentration can be viewed as a 
compound 2D TMD semiconductor. 
 
4.5 Summary 
In this study, a precise Nb mole fraction control technique in the 2D Mo1-xNbxS2 is 
demonstrated, and the impact of the high mole fraction (>3.5%) Nb in MoS2 is quantified.  
Multi-layered Mo1-xNbxS2 are synthesized by a Mo/Nb co-sputtering process followed by a  
closed-system sulfidation. The Nb mole fraction can be well controlled by modulating the Nb 
sputtering condition, resulting in carrier concentration from 8×1013 to 5×1014 cm-2 (9×1019 to 
5×1020 cm-3) in the 2D film. Electrical characterizations show that a high carrier density (>2×1020 
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cm-3) can be achieved by introducing a substitutional Nb of >8%, suitable for S/D formation in 
MoS2 MOSFETs.  The Nb mole fraction from 3.5% to 11% demonstrates highly non-linear impact 
on the carrier density, mobility, and contact resistance, suggesting that Nb does not act as an active 
dopant, as reported in previous publications. Instead, Mo1-xNbxS2 can be viewed as a compound 
2D TMD semiconductor. The extracted relation between the Nb mole fraction and the carrier 
density can guide precise carrier density control. Increasing the Nb mole fraction from 3.5% to 11% 
also results in >104× mobility improvement and contact resistivity reduction, both are favorable 
for achieving S/D regions with low access resistances.  
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Chapter 5  
Conclusions 
5.1 Summary 
5.1.1 3D SDE doping profile engineering in 3-nm node FinFETs 
Advanced S/D formation technologies have been developed to precisely control the 3D 
doping profile in the SDE region, enabling new dimensions of freedom for design optimizations. 
In this work, 3D SDE doping profile engineering is demonstrated as an effective method to 
suppress process-induced variability in FinFETs, which is extensively crucial for the future 3-nm 
node. In FinFETs with realistic tapered fin, the sub-threshold current is localized, while the ION 
distributes almost uniformly in the fin. ION and IOFF’s sensitivity to different geometry parameters 
are systematically analyzed using TCAD simulations, and the governing physics are investigated. 
The localized leakage path indicates that the variabilities can be suppressed by enhancing the local 
electrostatic control, which can be achieved through 3D SDE doping profile engineering. By using 
a V-shape SDE doping profile, which is previously developed for ION/IOFF enhancement in  
7/10-nm node FinFETs, the leakage path can be shifted towards the fin top. The electrostatic 
control enhancement caused by TSi reduction and top gate modulation suppresses the device 
performances’ sensitivities to the physical parameter variations. 
A 3D SDE doping profile’s optimization strategy is also proposed for the 3-nm node 
FinFETs. In the SDE doping profile engineering, the trade-off between electrostatic control and 
the on-state RSDE has been identified as the key for the ION/IOFF enhancement. The relation between 
the SDE doping and the RSDE is systematically analyzed to guide the design optimization. To 
maximize the ION/IOFF, it is crucial to optimize the SDE doping profile based on the physical 
70 
parameters in the channel and gate module. Compared to the experimental V-shape profile, the 
optimized SDE doping profile can reduce RSDE without degrading the electrostatic control, 
resulting in a 7% (10%) ION/IOFF enhancement in n- (p-)FinFETs while maintaining the variability 
suppression effect. The 3D SDE doping profile optimization can be also be utilized as an effective 
method for analog performance enhancement. The optimized 3D SDE profile for the digital 
application can be used to improve the gmext-Rout trade-off, which is favorable for analog 
applications. Enabled by the advanced S/D formation technologies, an SDE doping and spacer 
length co-optimization can be performed to reduce both the RS/D and Cparasitic in 3-nm node n-
FinFETs, resulting in a ~80 GHz fT improvement. 
 
5.1.2 Carrier density modulation in multi-layered MoS2 
In this study, a precise Nb mole fraction control technique in the 2D Mo1-xNbxS2 is 
developed to module the carrier density in the 2D film. Mo1-xNbxS2 films with various Nb 
concentration are synthesized and tested to identify the role of high concentration (>3.5%) Nb. 
The Nb mole fraction from 3.5% to 11% demonstrates highly non-linear impact on carrier density, 
mobility, and contact resistance. This strongly suggests that Nb does not act as an active dopant, 
as reported in previous publications. Instead, Mo1-xNbxS2 can be viewed as a compound 2D TMD 
semiconductor. The extracted relation between Nb mole fraction and carrier density provides 
guidance for precise carrier density control. Increasing the Nb mole fraction from 3.5% to 11% 
also results in >104× mobility improvement and contact resistivity reduction, both are favorable 
for achieving S/D regions with low access resistances. 
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5.2 Suggestions for Future Research 
The followings are some possible directions for further investigations: 
• Quantification and suppression of 3-nm node FinFET’s analog performance variation:  
3-nm node FinFET demonstrates improved analog performances compared to previous 
generation transistors. However, process-induced and statistical analog performance variation 
needs to be systematically analyzed. This study shows that both gmext and Rout are sensitive to 
the dopant encroachment in the SDE module. gmext, fT, and fmax are known to be sensitive to the 
gate overdrive, which has a strong dependency on the fin’s geometry and the gate stack. In 
addition, variations in linearity and noise need to be analyzed. A device-circuit co-optimization 
is proposed to investigate the trade-off between different parameters and guide FinFET’s 
design optimization for analog applications. 
• Process induced variability in nanosheet FET (NSFET) and nanowire FET (NWFET): For  
future generation transistors with a sub-10-nm physical channel length, new technologies such 
as NSFET and NWFET have been proposed. With further scaled device dimensions, these 
transistors are predicted to be extensively sensitive to process-induced geometry variations. 
The reduced physical channel length also enhances the coupling between the virtual cathode 
to the drain fringing field, increasing the device performances’ sensitivity to the SDE doping 
profile. Since the 3D SDE doping profile needs to be co-optimized with the channel’s geometry, 
the strategy of SDE optimization need to be re-analyzed. More importantly, new variation 
sources, such as the spacing between nanosheet and the gate stack’s non-uniformity, need to 
be investigated to guide design and process optimization.  
• Low-temperature synthesis of high-quality 2D MoS2: In order to build 2D TMD based  
BEoL active devices, one of the main challenges is to synthesize 2D material with high 
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mobility at a low-temperature compatible to CMOS BEoL process (< 400°C). CVD related 
synthesis processes, being able to form wafer-scale uniform 2D films, are most suitable for 
VLSI fabrication. However, a relatively high temperature is required to achieve full conversion 
of metal or metal oxide precursors. Even in H2-assisted [77] and Te-assisted CVD [78], the 
reaction temperature is still not compatible with the BEoL process (> 500°C for MoS2). Large 
area multi-layered MoS2 growth can be achieved at 400°C by magnetron sputtering MoS2 
target [79] and MOCVD [80]. However, a post-deposition annealing process is required to 
enhance the 2D TMD’s crystallinity, making it unsuitable for electronic applications. A 2-step 
CVD with remote plasma-enhanced sulfurization can possibly solve the drawbacks mentioned 
above in existing 2D TMD synthesis processes. Low temperature (< 300°C) sulfidation has 
been demonstrated by a direct plasma PECVD [81]. In order to avoid the plasma charging 
effect to the low-k material in CMOS BEoL, a remote plasma enhanced sulfidation process 
needs to be investigated to achieve < 400°C reaction temperature. 
• Contact resistance reduction of multi-layered Mo1-xNbxS2: In this work, a relatively low contact 
resistivity of 10-3 Ω-cm is demonstrated on multi-layered Mo0.89Nb0.11S2. However, the contact 
resistance is measured to be 3×104 Ω/µm and needs to be reduced by a factor of >100 to meet 
the requirement of BEoL electronics. The large contact resistance is partially caused by the 
low mobility (~1.5 cm2/V·sec) and the resulting high sheet resistivity. For BEoL active devices, 
the contact’s dimension is assumed to be in the 0.1 µm level (dimension of metal routing), and 
the contact resistance can be approximated by C c sR W   = . By improving the 2D film’s 
crystallinity combined with substrate/encapsulation engineering, a µ≈100 cm2/V·sec 
(approximately the value in mechanically exfoliated MoS2) is expected, resulting in a 
~10×reduction in contact resistance. Advanced stack contact, such as metal/semiconductor and 
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metal/semiconductor/nm-insulator stacks, and low-temperature post-deposition annealing 
need to be investigated to further reduce the contact resistivity.  
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